I. INTRODUCTION
An adder is a digital circuit that performs addition of numbers. In many computers and other kinds of processors, adders are used not only in the arithmetic logic unit, but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar operations. Addition usually impacts widely the overall performance of digital systems and an arithmetic function. Adders are used in multipliers, in DSP to execute various algorithms like FFf, FIR and IlR. Millions of instructions per second are performed in microprocessors using adders. So, speed of operation is the most important constraint. Design of low power, high speed data path logic systems are one of the most essential areas of research in VLSI. In CSA, all possible values of the input carry i.e. 0 and 1 are defined and the result is evaluated in advance. Once the real value of the carry is known the result can be easily selected with the help of a multiplexer stage. Conventional Carry Select Adder [1] is designed using dual Ripple Carry Adders (RCAs) and then there is a multiplexer stage. Here, one RCA (Cin=l ) is replaced by brent kung adder. As, RCA (for Cin=O) and Brent Kung adder (for Cin=l )
978-1-4 799-7926-4/15/$31.00©20 15 IEEE consume more chip area, so an add-one scheme i.e., Binary to Excess-l converter is introduced. Also the square root adder architectures of CSA [2] are designed using brent kung adder in order to reduce the power and delay of adder.
In this paper, Modified Square Root Carry select Adder using Brent Kung adder is proposed using single BK and BEC instead of dual RCAs in order to reduce the power consumption with small penalty in speed.
This paper is organized as follows: In section 2, parallel prefix adders are illustrated. Section 3 explains Regular Linear BK CSA and section 4 give details of Modified Linear BK CSA. In section 5, Regular Square Root BK CSA is elucidated. The structure of Modified Square Root BK Carry Select Adder is enlightened in Section 6. Simulation Results and comparison are evaluated in section 7 and section 8 concludes.
II. PARALLEL PREFIX ADDERS
Parallel prefix adders [3] are used to speed up the binary additions as they are very flexible. The structure of Carry Look Ahead Adder (CLA) is used to obtain parallel prefix adders [4] . Tree structures are used to increase the speed [5] of arithmetic operation. Parallel prefix adders are used for high performance arithmetic circuits in industries as they increase the speed of operation. The construction of parallel prefix adder [6] In group 2 of Regular Linear CSA, there are single BK for Cin=O and single RCA for Cin=1. Now, the C3 tells whether the input carry is 0 or 1 and depending on its value the output of particular block is selected. If C3=0 then the output of BK with Cin=O is selected using 10:5 multiplexer and if C3=1 then output of RCA with Cin=l is selected using the MUX. A 4-bit Sum [7:4] and an output carry, C7 is obtained at the output of group 2. The schematic of 16-Bit Regular linear BK CSA is shown in Fig. 4 . Now, power and delay of this circuit is calculated. 
IV. MODIFIED LINEAR BRENT KUNG CARRY SELECT ADDER
Regular Linear Brent Kung Carry Select Adder uses single Ripple Carry Adder (RCA) for Cin=O and brent kung adder for Cin=l and is therefore area-consuming. So, different add-one schemes like Binary to Excess-1 Converter (BEC) have been introduced. Using BEC, Regular Linear BK CSA is modified in order to obtain a reduced area and power consumption. Binary to Excess-l converter is used to add 1 to the input numbers. So, here Brent Kung adder with Cin=1 will be replaced by BEC because it require less number of logic gates for its implementation so the area of circuit is less. A circuit of 4-bit BEC and truth table is shown in Fig. 5 and Table I respectively. Linear Modified BK CSA is designed using Brent Kung adder for Cin=O and Binary to Excess-l Converter for Cin=l in order to reduce the area and power consumption with small speed penalty. Linear Modified BK CSA consists of 4 groups. Each group consists of single BK adder, BEC and multiplexer. The block diagram of Linear Modified BK CSA is shown in Fig. 6 . 
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VI. MODIFIED SQUARE ROOT BRENT KUNG CARRY SELECT ADDER
Modified Square Root Brent Kung Carry Select Adder has been designed using Brent kung adder for Cin=O and BEC for Cin=l and then there is a multiplexer stage. It has 5 groups of different size brent kung adder and Binary to Excess-l Converter (BEC). BEC is used to add 1 to the input numbers. Less number of logic gates are used to design BEC as compared to RCA therefore it consumes less area. The block diagram of the 16-bit modified Square Root BK Carry Select Adder is shown in Fig. 10 . Modified square root brent kung carry select adder consumes less power than all the other adder architectures at different input voltages and as the input voltage is reduced, the power consumption also reduces. +--,----,----,--,--,----- 
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VIII. CONCLUSION
In this work, a Modified Square Root BK Carry Select Adder is proposed which is designed using single Brent kung adder and Binary to Excess-l Converter instead of using single brent kung adder for Cin=O and Ripple Carry Adder for Cin=l in order to reduce the delay and power consumption of the circuit. Here, the adder architectures like Regular Linear BK CSA, Modified Linear BK CSA, Regular SQRT BK CSA and Modified SQRT BK CSA are designed for 16-Bit word size only. This work can be extended for higher number of bits also. By using parallel prefix adder, delay and power consumption of different adder architectures is reduced. As, parallel prefix adders derive fast results therefore brent kung adder is used. The synthesized results show that power consumption of Modified SQRT BK CSA is reduced in comparison to Regular Linear CSA but with small speed penalty. The calculated results conclude that Modified Square Root BK Carry Select Adder is better in terms of power consumption when compared with other adder architeclures and can be used in different applications of adders like in multipliers, to execute different algorithms of Digital Signal Processing like Finite Impulse Response, Infinite Impulse Response etc.
